

3-37

PAGE  
NUMBER

6-29-76

1.

A1

1

BI

1

to

B4

C.


1

to

C32

---

E-8430 (1-71) PRINTED IN U.S.A.



# APPLICATION

## 1. INTRODUCTION

1.01 THE SECTIONS OF THIS SPECIFICATION CONSTITUTE THE COMMAND MANUAL FOR THE JACC. ALL THE JACC COMMANDS ARE INCLUDED, TOGETHER WITH A DETAILED DESCRIPTION OF EACH, AND GENERAL INSTRUCTIONS FOR THEIR USE IN PROGRAMMING.

## 2. DESCRIPTION

2.01 THIS SPECIFICATION DESCRIBES ALL THE COMMANDS IN THE JACC INSTRUCTION SET SO THAT THE PROGRAMMER MAY SELECT THE INSTRUCTIONS BEST SUITED TO THE TASK BEING PROGRAMMED. THE MANUAL CONTAINS A DETAILED DESCRIPTION OF EACH INSTRUCTION, AND THE CONDITIONS THAT MUST BE SET UP PRIOR TO THEIR USE. THE APPROXIMATE TIME INTERVAL REQUIRED TO EXECUTE EACH COMMAND IS SUPPLIED FOR EACH.

## 3. GENERAL NOTES AND EXPLANATIONS

- 3.01 EACH COMMAND IS ILLUSTRATED AS IT APPEARS IN THE FULL PROGRAM STORE WORD. CERTAIN COMMANDS ARE DOUBLE WORD COMMANDS AND ARE SO DEPICTED.
- 3.02 IN THE ILLUSTRATION OF THE PROGRAM STORE WORD, PH AND PL STAND FOR THE PARITY HIGH AND PARITY LOW BITS RESPECTIVELY.
- 3.03 IN THE ILLUSTRATION OF THE PROGRAM STORE WORD, BA STANDS FOR BRANCH ALLOWED. IF A BRANCH IS MADE TO A PROGRAM STORE WORD, THAT WORD MUST HAVE THE BA BIT SET EQUAL TO ONE OR A BRANCH ERROR WILL BE GENERATED. EXTRACTION OF DATA IS NOT CONSIDERED TO BE A BRANCH.
- 3.04 A MICROSTORE CYCLE IS DEFINED AS 150 NSEC.
- 3.05 THE OPERATION CODES THAT ARE SHOWN IN THE PROGRAM STORE WORD ILLUSTRATIONS ARE IN HEXADECIMAL.
- 3.06 CP CODE MNEMONICS BEGINNING WITH:

A	INDICATES	ADD
B	INDICATES	BRANCH
C	INDICATES	COMPARE OR COMPLEMENT
EX	INDICATES	EXCHANGE
I	INDICATES	INSERT
L	INDICATES	LOAD
M	INDICATES	MAINTENANCE
N	INDICATES	AND
C	INDICATES	INCLUSIVE OR
PL	INDICATES	ROTATE LEFT
PP	INDICATES	ROTATE RIGHT
S	INDICATES	SET OR SUBTRACT
ST	INDICATES	STORE
T	INDICATES	TEST
Y	INDICATES	EXCLUSIVE OR
Z	INDICATES	ZERO

## 3.07 SYMBOLS USED IN COMMAND DESCRIPTIONS:

*	AND
!	OR
~	NOT
W	CONTENTS OF WORD IN MEMORY
CF	CONDITION FLIP-FLOP

## APPLICATION

## 4.08 OPERAND SYMBOLS:

Px OR Py

ANY OF THE 16 GENERAL REGISTERS (R15-R0)  
WITHIN THE JACC. SEE PAGE C1.

Pz

ANY OF THE 16 SPECIAL REGISTERS WITHIN THE  
JACC. SEE PAGE C11 AND TABLE BELOW.

AI	==>	ADDRESS INPUT REGISTER - ADDRESS MATCH FUNCTION
AM	==>	ADDRESS MASK REGISTER - ADDRESS MATCH FUNCTION
DB	==>	DISPLAY BUFFER - PANEL DISPLAY
DI	==>	DATA INPUT REGISTER - DATA MATCH FUNCTION
DK	==>	DATA MASK REGISTER - DATA MATCH FUNCTION
ER	==>	ERROR REGISTER
IM	==>	INTERRUPT MASK REGISTER
IS	==>	INTERRUPT SET REGISTER (READ ONLY)
MCHB	==>	MAINTENANCE CHANNEL BUFFER REGISTER
MCHTF	==>	MAINTENANCE CHANNEL TRANSMIT/RECEIVE REGISTER (LOAD ONLY)
MMSR	==>	MAIN MEMORY STATUS REGISTER
MS	==>	MAINTENANCE STATES REGISTER
PA	==>	PROGRAM ADDRESS REGISTER
SAR	==>	STORE ADDRESS REGISTER
SS	==>	SYSTEM STATUS REGISTER
TI	==>	TIMEP (READ ONLY)

PA= PA0 OR P12

GENERAL REGISTER ADDRESS PAIP OF P12 AND  
P13 USED TO CONTAIN A 20-BIT ADDRESS  
(BITS 3-0 OF P12 AND BITS 15-0 OF P13)

PA= PA1 OR P14

GENERAL REGISTER ADDRESS PAIP OF P14 AND  
P15 USED TO CONTAIN A 20-BIT ADDRESS  
(BITS 3-0 OF P14 AND BITS 15-0 OF P15)

B

BIT POSITION

I

IMMEDIATE DATA

M

MASK

N

8-BIT NUMBER (IMMEDIATE DATA OR INDEX)

OFFST

8-BIT INDEX NUMBER

X

LOW 8 BITS OF AN ADDRESS

Y

MEMORY ADDRESS LOCATION

INSTRUCTION	IFN0TH	RAGE NUMBER
AI Px,I	D ADD 16 BITS OF IMMEDIATE DATA, I, TO R <sub>x</sub>	17
AN Px,N	S ADD 4 BITS OF IMMEDIATE DATA, N, TO R <sub>x</sub>	17
AR R <sub>x</sub> ,Py	S ADD R <sub>y</sub> TO R <sub>x</sub> AND STORE THE RESULT IN P <sub>x</sub>	17
ATS Y	D ADD 1 TO THE CONTENTS OF MEMORY AT LOCATION Y	17
B Y	S BRANCH TO LOCATION Y	12
BC Y	S BRANCH ON CONDITION TO LOCATION Y	12
BCL Y	D BRANCH LONG ON CONDITION TO LOCATION Y	12
BL Y	D BRANCH LONG TO LOCATION Y	13
BNC Y	S BRANCH ON NOT CONDITION TO LOCATION Y	12
BNCL Y	D BRANCH LONG ON NOT CONDITION TO LOCATION Y	13
BRAY R <sub>x</sub>	S BRANCH TO LOCATION RA INDEXED BY R <sub>x</sub>	13
BR N(RA)	S BRANCH TO LOCATION RA INDEXED BY N	12
BRX R <sub>x</sub> (RA)	S BRANCH TO LOCATION RA INDEXED BY R <sub>x</sub>	12
BSA Y	D BRANCH TO LOCATION Y AND SAVE ADDRESS	18
BSAI X	S BRANCH AND SAVE ADDRESS INDIRECT	18
BTRA	S BRANCH TO SAVED ADDRESS	15
BTSAG	S GET REGISTERS 2 THROUGH 15 AND BRANCH TO SAVED ADDRESS	15
BTSAGN N	S GET REGISTERS, LOAD RETURN CODE, AND BRANCH TO SAVED ADDRESS	16
BTSAP N	S LOAD RETURN CODE AND BRANCH TO SAVED ADDRESS	15
BY Px,Y	D BRANCH ON INDEX NOT ZERO TO LOCATION Y	13
CI R <sub>m</sub> R <sub>x</sub> ,L,N,M	D COMPARE 8 BITS OF R <sub>x</sub> ROTATED BY N WITH IMMEDIATE DATA AND MASK	21
COPL N(RA)	S COMPLEMENT WRITE THE OFF-LINE STORE AT LOCATION RA INDEXED BY N	30
COPL R <sub>x</sub> (RA)	S COMPLEMENT WRITE THE OFF-LINE STORE AT LOCATION RA INDEXED BY R <sub>x</sub>	31
COPL R <sub>x</sub> ,Py	S COMPLEMENT R <sub>x</sub> (R <sub>y</sub> ) AND STORE IN P <sub>x</sub>	29
CONL N(RA)	S COMPLEMENT WRITE THE ON-LINE STORE AT LOCATION RA INDEXED BY N	29
CONL R <sub>x</sub> (RA)	S COMPLEMENT WRITE THE ON-LINE STORE AT LOCATION RA INDEXED BY R <sub>x</sub>	29
CR R <sub>y</sub> ,R <sub>y</sub>	S COMPARE R <sub>y</sub> TO R <sub>x</sub>	20
CRM Px,R <sub>y</sub> ,M	D COMPARE P <sub>y</sub> TO R <sub>x</sub> UNDER 16 BIT IMMEDIATE MASK	21
FXP R <sub>x</sub> ,Py	S EXCHANGE THE CONTENTS OF R <sub>x</sub> WITH THE CONTENTS OF R <sub>y</sub>	9
FLX R <sub>x</sub> ,Py	S FIND LOW WORD IN P <sub>x</sub> AND RECORD ITS POSITION IN R <sub>y</sub>	22
GA	S GET REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF HOLD-GET AREA	8
GN R <sub>x</sub> ,N	S GET R <sub>x</sub> FROM WORD N OF HOLD-GET AREA	7
HA	S HOLD REGISTERS 2 THROUGH 15 IN WORDS 2 THROUGH 15 OF HOLD-GET AREA	8
HALT	S HALT THE CENTRAL CONTROL	32
HN R <sub>x</sub> ,N	S HOLD R <sub>x</sub> IN WORD N OF HOLD-GET AREA	32
ICF Px,N	S INSERT CP IN BIT N OF R <sub>x</sub>	25
IRM R <sub>x</sub> ,Py,M	D INSERT R <sub>y</sub> INTO P <sub>x</sub> UNDER IMMEDIATE MASK, M	9
L R <sub>x</sub> ,N(RA)	S LOAD R <sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION RA INDEXED BY N	2
LA R <sub>x</sub> ,N(RA)	S LOAD R <sub>x</sub> FROM MEMORY AT LOCATION RA INDEXED BY N AND UPDATE RA	2
LAL Px,Y,RA	D LOAD P <sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION Y AND SET RA TO Y	3
LAX R <sub>x</sub> ,Py(RA)	S LOAD R <sub>x</sub> FROM MEMORY AT LOCATION RA INDEXED BY R <sub>y</sub> AND UPDATE RA	2
LI R <sub>x</sub> ,I	S LOAD R <sub>x</sub> WITH 16 BITS OF IMMEDIATE DATA, I	1
LL R <sub>x</sub> ,Y	D LOAD R <sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION Y	3
LN Px,N	S LOAD R <sub>x</sub> WITH 4 BITS OF IMMEDIATE DATA, N	3
LM R <sub>x</sub> ,Py	S LOAD R <sub>x</sub> WITH THE CONTENTS OF R <sub>y</sub>	9
LRM Px,R <sub>y</sub> ,M	D LOAD R <sub>x</sub> WITH THE CONTENTS OF R <sub>y</sub> UNDER IMMEDIATE MASK, M	9
LRS R <sub>x</sub> ,R <sub>x</sub>	S LOAD R <sub>x</sub> WITH THE CONTENTS OF R <sub>x</sub>	10
LSR R <sub>x</sub> ,R <sub>x</sub>	S LOAD R <sub>x</sub> WITH THE CONTENTS OF R <sub>x</sub>	10
LX R <sub>x</sub> ,Py(RA)	S LOAD R <sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION RA INDEXED BY R <sub>y</sub>	2
NI	D MICPO INTERPRET	32
NIS	D SINGLE CYCLE MICPO INTERPRET	32
MSFF N(RA)	D MAINTENANCE STORE FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY N	31
MSFFX R <sub>x</sub> (RA)	D MAINTENANCE STORE FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY P <sub>x</sub>	31
NI R <sub>x</sub> ,I	D AND 16 BITS OF IMMEDIATE DATA, I, TO R <sub>x</sub> AND STORE IN R <sub>x</sub>	19
POP	S NO OPERATION	32
NR Px,R <sub>y</sub>	S AND R <sub>y</sub> TO R <sub>x</sub> AND STORE IN R <sub>x</sub>	19
OI R <sub>x</sub> ,I	D INCLUSIVE OR 16 BITS OF IMMEDIATE DATA, I, TO R <sub>x</sub> AND STORE IN R <sub>x</sub>	20
OR Px,R <sub>y</sub>	S INCLUSIVE OR P <sub>y</sub> TO R <sub>x</sub> AND STORE IN R <sub>x</sub>	11
PACF Px	S PACKS GENERAL REGISTERS 2 AND 3 INTO 20 BIT SPECIAL REGISTER R <sub>s</sub>	20
PIE	S PROGRAM INTERRUPT END	23
RL Px,R <sub>y</sub>	S ROTATE R <sub>x</sub> LEFT AN AMOUNT DETERMINED BY THE LOW 4 BITS OF R <sub>y</sub>	21
RLN Px,N	S ROTATE R <sub>x</sub> LEFT BY N BIT POSITIONS	22
RR R <sub>x</sub> ,Py	S ROTATE R <sub>x</sub> RIGHT AN AMOUNT DETERMINED BY THE LOW 4 BITS OF P <sub>y</sub>	22
RRN Px,N	S ROTATE R <sub>x</sub> RIGHT BY N BIT POSITIONS	22
SRN R <sub>x</sub> ,B	S SET BIT 4 IN R <sub>x</sub>	23
SRR Px,R <sub>y</sub>	S SET BIT IN P <sub>x</sub> DETERMINED BY THE LOW 4 BITS OF R <sub>y</sub>	23
SBS N(RA),B	S SET BIT R IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA	23
SCY	S SET THE CARRY-FLAG	23
SI R <sub>x</sub> ,I	D SUBTRACT 16 BITS OF IMMEDIATE DATA, I, FROM R <sub>x</sub>	18
SIO	S SENT I/O MESSAGE OVER CHANNEL AND SUBCHANNEL DEFINED IN R <sub>9</sub>	27
SMIO	S SEND MAINTENANCE I/O MESSAGE OVER CHANNEL AND SUBCHANNEL DEFINED IN R <sub>9</sub>	27
SN Px,N	S SUBTRACT 4 BITS OF IMMEDIATE DATA, N, FROM R <sub>x</sub>	23
SOP	S SET OF CODE FIL BIT	23
SP Px,R <sub>y</sub>	S SUBTRACT R <sub>y</sub> FROM R <sub>x</sub> AND STORE THE RESULT IN P <sub>x</sub>	18
ST R <sub>x</sub> ,N(RA)	S STORE P <sub>x</sub> IN MEMORY AT LOCATION RA INDEXED BY N	4
STA R <sub>x</sub> ,N(RA)	D STORE P <sub>x</sub> IN MEMORY AT LOCATION RA INDEXED BY N AND UPDATE RA	4
STAF N(RA)	D STORE ACCESS FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY N	6
STAFX R <sub>x</sub> (RA)	D STORE ACCESS FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY R <sub>x</sub>	6
STAL R <sub>x</sub> ,Y,RA	D STORE P <sub>x</sub> IN MEMORY AT LOCATION Y AND SET RA TO Y	4
STAX R <sub>x</sub> ,Py(RA)	S STORE P <sub>x</sub> IN MEMORY AT LOCATION RA INDEXED BY R <sub>y</sub> AND UPDATE PA	5
STL R <sub>x</sub> ,Y	D STORE R <sub>x</sub> IN MEMORY AT LOCATION Y	4

## 3A CC --- INSTRUCTION SET INDEX

INSTRUCTION	LFNGTH	PAGE NUMBER
STM Px,N(PA),N	D INSEPT Px UNDER MASK INTO MEMORY AT LOCATION RA INDEXED BY N	6
STW Px,N(PA)	S INSERT Px UNDER VARIABLE MASK INTO MEMORY AT LOCATION RA INDEXED BY N	6
STX Px,Py(RA)	S STOPE Px IN MEMORY AT LOCATION RA INDEXED BY Ry	5
TPN Px,P	S TEST BIT B IN Px	26
TBP Px,Py	S TEST BIT IN Rx DETERMINED BY LOW 4 BITS OF Py	26
TBS K(PA),P	S TEST BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA	26
TCC1	S TEST CENTRAL CONTROL 1	26
TCH	S TEST THE MAIN I/O CHANNEL DEFINED IN R9 FOR THE IDLE STATE	28
TIO	S TEST FOR I/O MESSAGE IN CHANNEL DEFINED IN R9	27
TMIO	S TEST FOR MAINTENANCE I/O MESSAGE IN CHANNEL DEFINED IN R9	28
TPPH Px	S TEST GENERAL REGISTER PARITY HIGH	25
TPPL Px	S TEST GENERAL REGISTER PARITY LOW	25
TSPPH Px	S TEST SPECIAL REGISTER PARITY HIGH	25
TSPPL Px	S TEST SPECIAL REGISTER PARITY LOW	25
TE Px	S TEST Rx FOR ALL ZEROS	22
UNPF Rx	S UNPACKS 28 BIT SPECIAL REGISTER Px TO GENERAL REGISTERS 2 AND 3	11
XI Px,I	D EXCLUSIVE OR 16 BITS OF IMMEDIATE DATA, I, TO Rx AND STOPE IN Rx	20
XP Px,Py	S EXCLUSIVE OR Py TO Rx AND STOPE IN Rx	20
YBR Px,B	S ZERO BIT B IN Rx	24
YBR Px,Py	S ZERO BIT IN Px DETERMINED BY THE LOW 4 BITS OF Py	24
TBS K(PA),B	S ZERO BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA	24
ZCF	S ZERO THE CONDITION-FLOP	24
ZIO	S IDLE THE MAIN I/O CHANNEL DEFINED IN P9	28
ZOP	S ZERO OP CODE FIL BIT	28
ZR Px	S ZERO Px	9

# MEMORY TO REGISTER OPERATIONS

## DEFINITION OF ADDRESSABLE 16-BIT GENERAL PURPOSE REGISTERS

0		REGISTER 0																																
1		REGISTER 1																																
2		REGISTER 2																																
3		REGISTER 3																																
4		REGISTER 4																																
5		REGISTER 5																																
6		REGISTER 6																																
7		REGISTER 7																																
8		REGISTER 8																																
9		REGISTER 9 ALSO USED FOR INPUT/OUTPUT																																
10		REGISTER 10 ALSO USED FOR INPUT/OUTPUT																																
11		REGISTER 11 ALSO USED FOR INPUT/OUTPUT																																
12		REGISTER 12 ALSO USED FOR MEMORY ADDRESSING																																
13		REGISTER 13 ALSO USED FOR MEMORY ADDRESSING																																
14		REGISTER 14 ALSO USED FOR MEMORY ADDRESSING																																
15		REGISTER 15 ALSO USED FOR MEMORY ADDRESSING																																
17		16		15		14		13		12		11		10		9		8		7		6		5		4		3		2		1		0

LL Rx,Y

LOAD Rx WITH THE CONTENTS OF MEMORY AT LOCATION Y

PH		PL		BA		OP CODE 31					Rx		BITS(15-0) OF Y																					
PH		PL						BITS(15-0) OF Y																										
17		16		15		14		13		12		11		10		9		8		7		6		5		4		3		2		1		0

1. LOAD Rx WITH THE CONTENTS OF MEMORY AT LOCATION Y.

2. MEMORY AT LOCATION Y IS UNCHANGED.

APPROXIMATE EXECUTION TIME 3.75 MICROSECONDS

LA<sub>1</sub> P<sub>x</sub>, Y, PA

LOAD P<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION Y AND SET PA TO Y

PH	PL	BA	CP CODES 32/33								P <sub>x</sub>	BITS (19-16) OF Y							
PH	PL	BITS (15-0) OF Y																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION Y AND SET PA TO Y.

2. P<sub>x</sub> SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

3. MEMORY AT LOCATION Y IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS (15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING PA ON PAGE 52.

APPROXIMATE EXECUTION TIME 3.90 MICROSECONDS

L R<sub>x</sub>, N(PA)

LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION PA INDEXED BY N

PH	PL	BA	CP CODES 40/41								Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING N TO RA.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR RA=14.  
BITS (15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING PA ON PAGE 52.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

LA R<sub>x</sub>, N(RA)

LOAD R<sub>x</sub> FROM MEMORY AT LOCATION RA INDEXED BY N AND UPDATE RA

PH	PL	BA	CP CODES 42/43																Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING N TO RA AND UPDATE RA.

2. R<sub>x</sub> SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS (15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING PA ON PAGE 52.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

LX R<sub>x</sub>, Ry(RA)

LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION RA INDEXED BY Ry

PH	PL	BA	CP CODES 44/45								Px				Ry			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING Ry TO RA.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE 52.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS



LAX Px,Py(PA)

LOAD Px FROM MEMORY AT LOCATION RA INDEXED BY Py AND UPDATE RA

PH	PL	RA	OP CODES 46/47								Rx				Py			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. LOAD Px WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING Py TO RA AND UPDATE RA.
2. Px SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

NOTE: BIT 6 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
 BITS (15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
 SEE NOTE CONCERNING RA ON PAGE 32.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

LI Px,I

LOAD Px WITH 16 BITS OF IMMEDIATE DATA, I

PH	PL	RA	OP CODE 07								Rx				I			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. LOAD Px WITH I.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

LN Rx,N

LOAD Rx WITH 8 BITS OF IMMEDIATE DATA, N

PH	PL	RA	OP CODE 06								Rx				N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. ZERO BITS (15-8) OF Px.
2. LOAD Px BITS (3-0) WITH N.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

# REGISTER TO MEMORY OPERATIONS

STL Px,Y STOPE RI IN MEMORY AT LOCATION Y

PH	PL	BA	OP CODE 39								Rx	BITS(19-16) OF Y							
PH	PL	BITS(15-0) OF Y																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE Rx IN MEMORY AT LOCATION Y.

2. Px IS UNCHANGED.

APPROXIMATE EXECUTION TIME 3.75 MICROSECONDS

STAL Px,Y,RA STOPE Rx IN MEMORY AT LOCATION Y AND SET RA TO Y

PH	PL	BA	OP CODES 3A/3B								Rx	BITS(19-16) OF Y							
PH	PL	BITS(15-0) OF Y																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STOPE Px IN MEMORY AT LOCATION Y AND SET RA TO Y.

2. Rx SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

3. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS(15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 4.05 MICROSECONDS

ST Px,N(RA) STOPE Px IN MEMORY AT LOCATION RA INDEXED BY N

PH	PL	BA	OP CODES 48/49								Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE Rx AT LOCATION DETERMINED BY ADDING N TO RA.

2. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STA Rx,N(RA) STOPE Rx IN MEMORY AT LOCATION RA INDEXED BY N AND UPDATE RA

PH	PL	BA	OP CODES 4A/4B								Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE Px AT LOCATION DETERMINED BY ADDING N TO RA AND UPDATE RA.

2. Px SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

3. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS(15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STX Rx,Ry(RA)

STOPF Rx IN MEMORY AT LOCATION RA INDEXED BY Ry

PH	PL	PA	OP CODES 8C/8D								Rx				Ry			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. STORE Px AT LOCATION DETERMINED BY ADDING Ry TO RA.

2. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STAX Rx,Ry(RA)

STORE Rx IN MEMORY AT LOCATION RA INDEXED BY Ry AND UPDATE RA

PH	PL	BA	OP CODES 8E/8F								Rx				Ry			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. STORE Px AT LOCATION DETERMINED BY ADDING Ry TO RA.

2. Rx SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

3. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS (15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STAP N(PA)

STORE ACCESS FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY N

PR	PL	BA	OP CODE 7C								O/I				N			
PR	PL	BS00	CW0	BSR1	BSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	NM21	NM20	NM11	NM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO RA.

2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.

3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION.  
THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.

4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.

5. PARITY IS CORRECTED ON THE DATA RECEIVED FROM THE STORE BEFORE IT IS PLACED IN REGISTER 0.

6. ZERO THE CF.

7. IF A STORE ERROR C OCCURS:  
A. THE CF IS SET EQUAL TO ONE.  
B. THE ER IS CLEARED.

8. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.

9. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING.  
IF THE INSTRUCTION TURNS OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.45 MICROSECONDS.

STAX R<sub>x</sub>(PA)STORE ACCESS FUNCTION USING REGISTER 0 AT LOCATION PA INDEXED BY R<sub>x</sub>

PH	PL	BA	OP CODE 7C								2/3				R <sub>x</sub>			
PH	PL	BFCC	CWO	BDSR	POSF0	ISO1	IS00	UPD1	UPD0	IDL1	IDL0	RW1	RW0	NM21	NM20	NM11	NM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING R<sub>x</sub> TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION. THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
5. PARITY IS CHECKED ON THE DATA RECEIVED FROM THE STORE BEFORE IT IS PLACED IN REGISTER 0.
6. ZERO THE CF.
7. IF A STORE ERROR C OCCURS:
  - A. THE CF IS SET EQUAL TO ONE.
  - B. THE ER IS CLEARED.
8. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
9. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.

REFPP TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.30 MICROSECONDS.

STM P<sub>x</sub>,N(PA),MINSERT R<sub>x</sub> UNDER MASK INTO MEMORY AT LOCATION PA INDEXED BY N

PH	PL	RA	OP CODES 04/05								Rx				N			
PH	PL	MASK																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. ADD N TO PA TO DETERMINE LOCATION OF WORD WY.
2. LOAD GENERAL REGISTER 0 WITH THE CONTENTS OF WORD WY.
3. (WY = ~MASK) | (R<sub>x</sub> = MASK) ==> WY

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 5.40 MICROSECONDS

STVM R<sub>x</sub>,N(PA)INSTRT R<sub>x</sub> UNDER VARIABLE MASK INTO MEMORY AT LOCATION PA INDEXED BY N

PH	PL	BA	CF CODES 66/67								R <sub>x</sub>				N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. OBTAIN MASK FROM THE CONTENTS OF REGISTER 0.
2. ADD N TO PA TO DETERMINE LOCATION OF WORD WY.
3. LOAD GENERAL REGISTER 0 WITH THE CONTENTS OF WORD WY.
4. (WY = ~MASK) | (R<sub>x</sub> = MASK) ==> WY

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 5.55 MICROSECONDS

# REGISTER HOLD/GET OPERATIONS

## LAYOUT OF 16 WORD HOLD-GET AREA

RR	PL	OP	WORDS 0 AND 1 ARE RESERVED FOR RETURN ADDRESS	BITS (19-16) OF RA													
PH	PI		BITS(15-0) OF RETURN ADDRESS														
RR	PL		WORD 2 RESERVED FOR REGISTER 2 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 3 RESERVED FOR REGISTER 3 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 4 RESERVED FOR REGISTER 4 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 5 RESERVED FOR REGISTER 5 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 6 RESERVED FOR REGISTER 6 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 7 RESERVED FOR REGISTER 7 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 8 RESERVED FOR REGISTER 8 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 9 RESERVED FOR REGISTER 9 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 10 RESERVED FOR REGISTER 10 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 11 RESERVED FOR REGISTER 11 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 12 RESERVED FOR REGISTER 12 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 13 RESERVED FOR REGISTER 13 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 14 RESERVED FOR REGISTER 14 WHEN HELD BY HOLD ALL INSTRUCTION														
RR	PL		WORD 15 RESERVED FOR REGISTER 15 WHEN HELD BY HOLD ALL INSTRUCTION														
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

NOTE: WORDS 0 AND 1 ARE HELD BY BSA INSTRUCTIONS AND INTERRUPTS.

RA HOLD REGISTERS 2 THROUGH 15 IN WORDS 2 THROUGH 15 OF HOLD-GET AREA

PH	RL	BA	OP CODE 73								1		1		0		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. STORE EACH REGISTER IN ITS ASSOCIATED WORD OF THE HOLD-GET AREA.

2. REGISTERS STORED ARE UNCHANGED.

NOTE: WORDS 0 AND 1 OF THE HOLD-GET AREA ARE RESERVED FOR RETURN ADDRESS.

APPROXIMATE EXECUTION TIME 28.55 MICROSECONDS

PH Px,N

HOLD Px IN WORD N OF HOLD-GET AREA

PH	PL	BA	OP CODE 75								Px				N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. STORE Px IN WORD N OF HOLD-GET AREA.

2. Px IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

GA

GET REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF HOLD-GET AREA

PH	PT	BA	OP CODE 73																0	0
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

1. LOAD EACH REGISTER FROM THE ASSOCIATED WORD OF THE HOLD-GET AREA.

NOTE: WORDS 0 AND 1 OF THE HOLD-GET AREA ARE RESERVED FOR RETURN ADDRESS.

APPROXIMATE EXECUTION TIME 26.55 MICROSECONDS

GN Px,N

GET Px FROM WORD N OF HOLD-GET AREA

PH	PL	BA	OP CODE 74																Px	N
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

1. LOAD Px FROM WORD N OF HOLD-GET AREA.

2. WORD N IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

# REGISTER TO REGISTER OPERATIONS

LR Rx,Ry LOAD Rx WITH THE CONTENTS OF Ry

PR	PL	BA	OP CODE 0C								Rx	Ry					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD Rx WITH THE CONTENTS OF Ry.

2. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

LPM Rx,Ry,M LOAD Rx WITH THE CONTENTS OF Ry UNDER IMMEDIATE MASK, M

PR	PL	BA	OP CODE 1D								Rx	Ry					
PR	PL	MASK															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. Ry = MASK ==> Rx

2. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

IRM Rx,Ry,M INSERT Ry INTO Rx UNDER IMMEDIATE MASK, M

PR	PL	BA	OP CODE 1C								Rx	Ry					
PR	PL	MASK															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. (Ry = MASK) | (Rx = ~MASK) ==> Rx.

2. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

EXR Rx,Ry EXCHANGE THE CONTENTS OF Rx WITH THE CONTENTS OF Ry

PH	PL	BA	OP CODE 0E								Rx		Ry				
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. EXCHANGE THE CONTENTS OF Rx WITH THE CONTENTS OF Ry.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SEPR Rx SEPO Rx

PH	PL	BA	OP CODE 06								Rx								0
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SEPO REGISTER Rx. THE CP IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

# SPECIAL REGISTER OPERATIONS

THE FOLLOWING TABLE DEFINES THOSE REGISTERS WHICH ARE ACCESSED WITH THE SPECIAL REGISTER INSTRUCTIONS

Ps	TO FIELD FUNCTION	FROM FIELD FUNCTION
0	GB ==> MCHTP 22 BIT PATH	TI ==> GB 16 BIT PATH PL=0, PE=0
1	GB ==> SAP 22 BIT PATH	SAR ==> GB 22 BIT PATH
2	GB ==> PA 22 BIT PATH	PA ==> GB 22 BIT PATH
3	GB ==> MCHB 22 BIT PATH	MCHB ==> GB 22 BIT PATH
4	UNASSIGNED	MMSP ==> GB 20 BIT PATH PL=0, PH=1
5	GB ==> AK 22 BIT PATH	AK ==> GB 22 BIT PATH
6	GB ==> AI 22 BIT PATH	AI ==> GB 22 BIT PATH
7	GB ==> DK 18 BIT PATH	DK ==> GB 18 BIT PATH
8	GB ==> CI 18 BIT PATH	DI ==> GB 18 BIT PATH
9	GB ==> DB 22 BIT PATH	DB ==> GB 22 BIT PATH
10	GB ==> ER 22 BIT PATH	ER ==> GB 22 BIT PATH
11	GB ==> DB 22 BIT PATH IF DISPLAY BIT IN SS IS 1	UNASSIGNED
12	GB ==> IM 18 BIT PATH	IM ==> GB 18 BIT PATH
13	GB ==> SS_S A 1 SETS SS	IS ==> GB 18 BIT PATH
14	GB ==> MS 18 BIT PATH	MS ==> GB 18 BIT PATH
15	GB ==> SS_P A 1 RESETS SS	SS ==> GB 22 BIT PATH PL=CC, PH=CC

NOTE: THE JACC COMMON SYSTEM PROGRAMMER GUIDE X-74292 SHOULD BE CAREFULLY STUDIED BEFORE USING ANY OF THE SPECIAL INSTRUCTIONS.

LRS R<sub>x</sub>, R<sub>s</sub> LOAD R<sub>x</sub> WITH THE CONTENTS OF R<sub>s</sub>

PH	PL	BA	OP CODE 22																Rx		Rs	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF R<sub>s</sub>  
WHERE R<sub>x</sub> IS ONE OF THE GENERAL PURPOSE REGISTERS  
AND R<sub>s</sub> IS ONE OF THE 16 BIT SPECIAL REGISTERS  
APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

LRS R<sub>s</sub>, R<sub>x</sub> LOAD R<sub>s</sub> WITH THE CONTENTS OF R<sub>x</sub>

PH	PL	BA	OP CODE OF																R <sub>s</sub>	R <sub>x</sub>
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

1. LOAD R<sub>s</sub> WITH THE CONTENTS OF R<sub>x</sub>  
WHERE R<sub>x</sub> IS ONE OF THE GENERAL PURPOSE REGISTERS  
AND R<sub>s</sub> IS ONE OF THE 16 BIT SPECIAL REGISTERS  
APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS



PACK Ps

PACFS GENERAL REGISTERS 2 AND 3 INTO 20 BIT SPECIAL REGISTER Rs

PH	PL	BA	OP CODE 14								Ps				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. GENERAL REGISTER 2 BITS(3-0) ==> Rs BITS(19-16)

2. GENERAL REGISTER 3 BITS(15-0) ==> Ps BITS(15-0)

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

UNPF Ps

UNPACFS 20 BIT SPECIAL REGISTER Ps TO GENERAL REGISTERS 2 AND 3

PR   PT   BA			OP CODE 15								0				Rs			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. Ps(19-16) ==> GENERAL REGISTER 2 BITS(3-0)

2. Ps(15-0) ==> GENERAL REGISTER 3 BITS(15-0)

3. GENERAL REGISTER 2 BITS(15-4) ARE SET TO ZERO BY THIS INSTRUCTION.

NOTE: IT IS NOT NECESSARY TO SUPPRESS THE GATING BUS PARITY CHECK WHEN USING THIS INSTRUCTION ON A SPECIAL REGISTER THAT MAY NOT HAVE CORRECT PARITY.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

# BRANCH OPERATIONS

## R Y BRANCH TO LOCATION Y

PH	PL	BA	CP CODES 56/57								OFFSET							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING OFFSET TO THE PA.

NOTE: BIT 8 IS DETERMINED BY THE SIGN OF THE OFFSET. IT IS 0 FOR POSITIVE OFFSET AND 1 FOR NEGATIVE OFFSET.  
APPROXIMATE EXECUTION TIME 1.80 MICROSECONDS

## BR N(PA) BRANCH TO LOCATION PA INDEXED BY N

PH	PL	BA	OP CODE 55								0/1		N				
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING N TO PA.

2. THIS INSTRUCTION IS ONLY CAPABLE OF FORWARD BRANCHES.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=18.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

## BL Y BRANCH LONG TO LOCATION Y

PH	PL	BA	OP CODE 3E								0	BITS (19-16) OF Y							
PH	PL	BITS (15-0) OF Y																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. BRANCH TO LOCATION Y.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

## BC Y BRANCH ON CONDITION TO LOCATION Y

PH	PL	BA	CP CODES 58/59								OFFSET							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. IF THE CP IS EQUAL TO:

A. ZERO, DO NOT BRANCH AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

B. ONE, BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING OFFSET TO THE PA.

NOTE: BIT 8 IS DETERMINED BY THE SIGN OF THE OFFSET. IT IS 0 FOR POSITIVE OFFSET AND 1 FOR NEGATIVE OFFSET.

APPROXIMATE EXECUTION TIME 1.95 MICROSECONDS FOR CP=1 AND 1.50 MICROSECONDS FOR CP=0

BNC Y

BRANCH ON NOT CONDITION TO LOCATION Y

PH	PL	BA	OP CODE 5A/5B										OFFSET							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

## 1. IF THE CF IS EQUAL TO:

- A.  $\overline{YFO}$ , BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING OFFSET TO THE PA.  
 B. ONE, DO NOT BRANCH AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

NOTE: BIT 8 IS DETERMINED BY THE SIGN OF THE OFFSET. IT IS 0 FOR POSITIVE OFFSET AND 1 FOR NEGATIVE OFFSET.

APPROXIMATE EXECUTION TIME 1.50 MICROSECONDS FOR CP=1 AND 1.95 MICROSECONDS FOR CP=0

BCL Y

BRANCH LONG ON CONDITION TO LOCATION Y

PH	PL	BA	OP CODE 50										0	BITS(19-16) OF Y							
PH   PL			BITS(15-0) OF Y																		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

## 1. IF THE CF IS EQUAL TO:

- A.  $\overline{YFO}$ , DO NOT BRANCH AND EXECUTE NEXT SEQUENTIAL INSTRUCTION.  
 B. ONE, BRANCH TO LOCATION Y.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS FOR CP=1 AND 1.80 MICROSECONDS FOR CP=0

BNCL Y

BRANCH LONG ON NOT CONDITION TO LOCATION Y

PH	PL	BA	OP CODE 51										0	BITS (19-16) OF Y							
PH   PL			BITS (15-0) OF Y																		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

## 1. IF THE CF IS EQUAL TO:

- A.  $\overline{YFO}$ , BRANCH TO LOCATION Y.  
 B. ONE, DO NOT BRANCH AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.80 MICROSECONDS FOR CP=1 AND 2.70 MICROSECONDS FOR CP=0

BRX Y

BRANCH ON INDEX NOT ZERO TO LOCATION Y

PH   PL   BA			OP CODE 3C								Px		BITS (19-16) OF Y								
PH   PL			BITS (15-0) OF Y .																		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

1. IF THE CONTENTS OF R<sub>x</sub> IS NOT EQUAL TO ZERO, DECREMENT R<sub>x</sub> BY 1 AND BRANCH TO LOCATION Y.2. IF THE CONTENTS OF R<sub>x</sub> IS EQUAL TO  $\overline{YFO}$ , EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS FOR R<sub>x</sub>=0 AND 2.70 MICROSECONDS FOR P<sub>x</sub>=0

BPX Px (PA)

BRANCH TO LOCATION PA INDEXED BY Rx

PH	RL	EA	OR CODE 55								2/3				Rx			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. BRANCH TO LOCATION Y, WHICH IS DETERMINED BY ADDING THE CONTENTS OF Rx TO PA.

2. THIS INSTRUCTION IS ONLY CAPABLE OF FORWARD INDEXING.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

BPX Px

BRANCH TO LOCATION PA INDEXED BY Rx

PH	RL	EA	OP CODE 5C								0	Rx					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. BRANCH TO LOCATION Y, WHICH IS DETERMINED BY ADDING THE CONTENTS OF Rx TO RA+1 (PROGRAM ADDRESS REGISTER +1.)

2. THIS INSTRUCTION IS ONLY CAPABLE OF FORWARD INDEXING.

APPROXIMATE EXECUTION TIME 1.65 MICROSECONDS

BSA Y

BRANCH TO LOCATION Y AND SAVE ADDRESS

PH   RL   BA			OP CODE 3F								1	BITS(19-16) OF Y						
RH   PL			BITS(15-0) OF Y															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. DECREMENT THE HOLD-GET COUNTER BY 16 AND STORE THE RETURN ADDRESS IN WORDS 0 AND 1 OF THE HOLD-GET AREA. BITS 4-15 OF HOLD-GET AREA WORD 0 ARE ZEROED.

2. TRANSFER TO LOCATION Y.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 6.15 MICROSECONDS

BSAI X

BRANCH AND SAVE ADDRESS INDIRECT

PR	RL	BA	OP CODE 76											X				
17	15	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. DECREMENT THE HOLD-GET COUNTER BY 16 AND STORE THE RETURN ADDRESS IN WORDS 0 AND 1 OF THE HOLD-GET AREA. BITS 4-15 OF HOLD-GET AREA WORD 0 ARE ZEROED.

2. BRANCH TO LOCATION X\*2.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 5.70 MICROSECONDS

BTSB

BRANCH TO SAVED ADDRESS

PH	PL	EA	OP CODE 5D										0				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

- SET THE CF EQUAL TO:
  - ONE, IF REGISTER 0 IS ZERO.
  - ZERO, IF REGISTER 0 IS NONZERO.
- SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
- BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
- ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 4.95 MICROSECONDS

BTSB N

LOAD RETURN CODE AND BRANCH TO SAVED ADDRESS

PH	PL	EA	OP CODE 5D										1	3	1	N	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- LOAD THE RETURN CODE N INTO BITS (3-0) OF REGISTER 0.  
BITS (15-4) OF REGISTER 0 ARE SET TO ZERO BY THIS INSTRUCTION.
- SET THE CF EQUAL TO:
  - ONE, IF REGISTER 0 IS ZERO.
  - ZERO, IF REGISTER 0 IS NONZERO.
- SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
- BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
- ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 5.10 MICROSECONDS

BTSAG

GET REGISTERS 2 THROUGH 15 AND BRANCH TO SAVED ADDRESS

PH	PL	EA	OP CODE 5D										1	1	1	0	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- LOAD REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF THE HOLD-GET AREA.
- SET THE CF EQUAL TO:
  - ONE, IF REGISTER 0 IS ZERO.
  - ZERO, IF REGISTER 0 IS NONZERO.
- SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
- BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
- ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 31.20 MICROSECONDS

PTSAGN N

GET REGISTERS, LOAD RETURN CODE, AND BRANCH TO SAVED ADDRESS

PH	PL	BA	OP CODE 50								2	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. LOAD REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF THE HOLD-GET AREA.
2. LOAD THE RETURN CODE N INTO BITS (3-0) OF REGISTER 0.  
BITS (15-4) OF REGISTER 0 ARE SET TO ZERO BY THIS INSTRUCTION.
3. SET THE CF EQUAL TO:  
A. ONE, IF REGISTER 0 IS ZERO.  
B. ZERO, IF REGISTER 0 IS NONZERO.
4. SET THE OP CODE FILL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
5. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
6. ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY. IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 31.35 MICROSECONDS

PTE

PROGRAM INTERRUPT END

PH	PL	BA	OP CODE 50								4	0							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. ZERO THE BLOCK INTERRUPT (BIW) BIT IN THE SYSTEM STATUS REGISTER WHICH WILL ENABLE INTERRUPTS.
2. RESTORE THE OP CODE FILL BIT WHICH WAS SAVED IN BIT 15 OF WORD 0 OF THE HOLD-GET AREA.
3. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
4. ADD 16 TO THE HOLD-GET COUNTER.

APPROXIMATE EXECUTION TIME 4.20 MICROSECONDS

# ARITHMETIC OPERATIONS

AP  $P_x, P_y$  ADD  $P_y$  TO  $P_x$  AND STORE THE RESULT IN  $R_x$

PH	PL	BA	OP CODE 03								$P_x$				$P_y$			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. ADD THE CONTENTS OF  $P_y$  TO THE CONTENTS OF  $P_x$  AND PLACE THE RESULT IN  $P_x$ .

2. SET THE CF EQUAL TO:

- A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
- B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).

3.  $P_y$  IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

AI  $R_x, I$  ADD 16 BITS OF IMMEDIATE DATA,  $I$ , TO  $R_x$

PH	PL	BA	OP CODE 07								$P_x$				0			
PH	PL		I															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. ADD  $I$  TO THE CONTENTS OF  $R_x$  AND STORE THE RESULTS IN  $R_x$ .

2. SET THE CF EQUAL TO:

- A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
- B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

AN  $R_x, N$  ADD 8 BITS OF IMMEDIATE DATA,  $N$ , TO  $R_x$

PH	PL	BA	OP CODE 09								$P_x$				$N$			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. ADD  $N$  TO THE CONTENTS OF  $P_x$  AND STORE THE RESULTS IN  $R_x$ .

2. SET THE CF EQUAL TO:

- A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
- B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

AIS  $Y$  ADD 1 TO THE CONTENTS OF MEMORY AT LOCATION  $Y$

PH	PL	BA	OP CODE 3E								2				BITS (15-0) OF $Y$			
PH	PL		BITS (15-0) OF $Y$															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. ADD 1 TO THE CONTENTS OF MEMORY AT LOCATION  $Y$ .

2. SET THE CF EQUAL TO:

- A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
- B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).

3. PLACE THE SUM IN MEMORY AT LOCATION  $Y$ .

APPROXIMATE EXECUTION TIME 5.40 MICROSECONDS

IN P<sub>x</sub>,N

SUBTRACT 4 BITS OF IMMEDIATE DATA, N, FROM P<sub>x</sub>

PH	PL	PA	OP CODE 08								R <sub>x</sub>	2s COMPLEMENT OF N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SUBTRACT 4 FROM THE CONTENTS OF P<sub>x</sub> AND STORE THE RESULT IN P<sub>x</sub>.  
THE SUBTRACTION IS ACCOMPLISHED BY ADDING THE 2s COMPLEMENT OF N TO P<sub>x</sub>.  
IF N IS EQUAL TO 0, 16 WILL BE SUBTRACTED FROM P<sub>x</sub>.

2. SET THE CF EQUAL TO:  
A. ONE, WHEN P<sub>x</sub> ≥ N IF N ≠ 0.  
B. ZERO, WHEN P<sub>x</sub> < N.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SP P<sub>x</sub>,P<sub>y</sub>

SUBTRACT P<sub>y</sub> FROM P<sub>x</sub> AND STORE THE RESULT IN P<sub>x</sub>

PH	PL	PA	OP CODE 0A								P <sub>x</sub>	P <sub>y</sub>							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SUBTRACT THE CONTENTS OF P<sub>y</sub> FROM THE CONTENTS OF P<sub>x</sub> AND STORE THE RESULT IN P<sub>x</sub>.

2. SET THE CF EQUAL TO:  
A. ONE, WHEN P<sub>x</sub> ≥ P<sub>y</sub>.  
B. ZERO, WHEN P<sub>x</sub> < P<sub>y</sub>.

3. P<sub>y</sub> IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.35 MICROSECONDS

SI P<sub>x</sub>,I

SUBTRACT 16 BITS OF IMMEDIATE DATA, I, FROM P<sub>x</sub>

PH	PL	PA	OP CODE 07								Rx	0							
PH	PL	2s COMPLEMENT OF I																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SUBTRACT I FROM THE CONTENTS OF P<sub>x</sub> AND STORE THE RESULT IN P<sub>x</sub>.  
THE SUBTRACTION IS ACCOMPLISHED BY ADDING THE 2s COMPLEMENT OF I TO P<sub>x</sub>.

2. SET THE CF EQUAL TO:  
A. ONE, WHEN P<sub>x</sub> ≥ I IF I ≠ 0.  
B. ZERO, WHEN P<sub>x</sub> < I.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS



# LOGIC OPERATIONS

COM  $P_x[P_y]$  COMPLEMENT  $R_x[R_y]$  AND STORE IN  $R_x$

PH	PL	BA	OP CODE 18								$P_x$				$P_y[R_y]$			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. IF  $P_y$  IS NOT SPECIFIED, COMPLEMENT  $R_x$  AND STORE IN  $P_x$ .

2. IF  $P_y$  IS SPECIFIED, COMPLEMENT  $R_y$  AND STORE IN  $P_x$ .

3. IF  $P_x$  IS EQUAL TO:

- A. ZERO, SET THE CF.
- B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

MI  $R_x, I$  AND 16 BITS OF IMMEDIATE DATA,  $I$ , TO  $P_x$  AND STORE IN  $R_x$

PH	PL	PA	OP CODE 07								$P_x$				2			
PH	PL	I																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. AND 16 BITS OF IMMEDIATE DATA,  $I$ , TO  $P_x$  AND STORE IN  $P_x$ .

2. IF  $P_x$  IS EQUAL TO:

- A. ZERO, SET THE CF.
- B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

MP  $P_x, P_y$  AND  $P_y$  TO  $P_x$  AND STORE IN  $P_x$

PH	PL	BA	OP CODE 18								Rx				Py			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. AND  $P_y$  TO  $P_x$  AND STORE THE RESULT IN  $P_x$ .

2.  $R_y$  IS UNCHANGED.

3. IF  $R_x$  IS EQUAL TO:

- A. ZERO, SET THE CF.
- B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

OI  $P_x, I$  INCLUSIVE OR 16 BITS OF IMMEDIATE DATA,  $I$ , TO  $R_x$  AND STORE IN  $R_x$

PH	PL	BA	OP CODE 07								Rx				3			
PH	PL	I																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. INCLUSIVE OR 16 BITS OF IMMEDIATE DATA,  $I$ , TO  $R_x$  AND STORE IN  $R_x$ .

2. IF  $P_x$  IS EQUAL TO:

- A. ZERO, SET THE CF.
- B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

OP Px,Py

INCLUSIVE OP Py TO Px AND STORE IN Px

PH	PL	PA	OP CODE 19								Px	Py							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. INCLUSIVE OP Py TO Px AND STORE THE RESULT IN Px.

2. Py IS UNCHANGED.

3. IF Px IS EQUAL TO:

A. ZERO, SET THE CF.

B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

VI Px,I

EXCLUSIVE OR 16 BITS OF IMMEDIATE DATA, I, TO Px AND STORE IN Px

PH	PL	PA	OP CODE 07								Px	I							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. EXCLUSIVE OR 16 BITS OF IMMEDIATE DATA, I, TO Px AND STORE IN Px.

2. IF Px IS EQUAL TO:

A. ZERO, SET THE CF.

B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

XP Px,Ry

EXCLUSIVE OR Ry TO Px AND STORE IN Rx

PH	PL	PA	OP CODE 1A								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. EXCLUSIVE OR Ry TO Px AND STORE THE RESULT IN Rx.

2. Py IS UNCHANGED.

3. IF Rx IS EQUAL TO:

A. ZERO, SET THE CF.

B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

CR Px,Ry

COMPARE Ry TO Px

PH	PL	PA	OP CODE 20								Px	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE Px TO Ry BIT FOR BIT.

2. SET THE CF TO:

A. ONE, IF ALL OF THE BITS MATCH.

B. ZERO, IF ONE OR MORE OF THE BIT POSITIONS MISMATCH.

3. Rx AND Ry ARE NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

COM PA, P<sub>y</sub>, MCOMPARE P<sub>y</sub> TO P<sub>x</sub> UNDER 16 BIT IMMEDIATE MASK

PH	PL	BA	OP CODE 1F								P <sub>x</sub>	P <sub>y</sub>							
PH	PL		MASK																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE P<sub>x</sub> TO P<sub>y</sub> BIT FOR BIT FOR EVERY BIT IN THE MASK THAT IS ONE.

2. SET THE CF TO:

- A. ONE, IF ALL OF THE BITS COMPARED MATCH.  
 B. ZERO, IF ONE OR MORE OF THE COMPARED BIT POSITIONS MISMATCH.

3. P<sub>x</sub> AND P<sub>y</sub> ARE NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

CI P<sub>x</sub>, ICOMPARE P<sub>x</sub> TO 16-BITS OF IMMEDIATE DATA, I

PH	PL	BA	OP CODE 07								P <sub>x</sub>	I							
PH	PL		I																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE P<sub>x</sub> TO I BIT FOR BIT.

2. SET THE CF TO:

- A. ONE, IF ALL OF THE BITS MATCH.  
 B. ZERO, IF ONE OR MORE OF THE BIT POSITIONS MISMATCH.

3. P<sub>x</sub> IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

CIRM P<sub>x</sub>, I, N, MCOMPARE 8 BITS OF P<sub>x</sub> ROTATED BY N WITH IMMEDIATE DATA AND MASK

PH	PL	BA	OP CODE 1F								P <sub>x</sub>	N							
PH	PL		MASK									I							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE P<sub>x</sub> TO I BIT FOR BIT FOR EVERY BIT IN THE MASK THAT IS ONE.2. THE BITS IN P<sub>x</sub> THAT ARE COMPARED ARE THE LOW 8 BITS AFTER THE CONTENTS OF P<sub>x</sub> HAVE BEEN ROTATED RIGHT BY N.

3. SET THE CF TO:

- A. ONE, IF ALL OF THE BITS COMPARED MATCH.  
 B. ZERO, IF ONE OR MORE OF THE COMPARED BIT POSITIONS MISMATCH.

4. P<sub>x</sub> IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

RR P<sub>x</sub>, P<sub>y</sub>ROTATE P<sub>x</sub> LEFT AN AMOUNT DETERMINED BY THE LOW 4 BITS OF P<sub>y</sub>

PH	PL	BA	OP CODE 12								P <sub>x</sub>	P <sub>y</sub>							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THE AMOUNT OF THE ROTATION, N, IS DETERMINED BY THE LOW 4 BITS OF P<sub>y</sub>.2. ROTATE P<sub>x</sub> LEFT BY N BIT POSITIONS.3. P<sub>y</sub> IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

FLM Px,N

POTATE Px LEFT BY N BIT POSITIONS

PH	PL	PA	OP CODE 11								Px	16-N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. POTATE Px LEFT BY N BIT POSITIONS.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

Rx Px,Py

POTATE Px RIGHT AN AMOUNT DETERMINED BY THE LOW 4 BITS OF Py

PH	PL	PA	OP CODE 13								Px	Py							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THE AMOUNT OF THE POTATION, P, IS DETERMINED BY THE LOW 4 BITS OF Py.

2. POTATE Px RIGHT BY N BIT POSITIONS.

3. Py IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.50 MICROSECONDS

RP Px,N

POTATE Px RIGHT BY N BIT POSITIONS

PH	PL	PA	OP CODE 11								Px	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. ROTATE Px RIGHT BY N BIT POSITIONS.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

T7 Rx

TEST Px FOR ALL ZEROS

PH	PL	PA	OP CODE 18								Px	Px							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. IF Px IS EQUAL TO:

- A. ZERO, SET THE CF.
- B. NONZERO, ZERO THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

FLF Px,Fv

FIND LOW ZERO IN Px AND RECORD ITS POSITION IN Py

PH	PL	PA	OP CODE 21								Rx	Py							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. LOOK THROUGH Px FOR THE FIRST ZERO FROM THE LOW END.

2. IF A ZERO IS FOUND:

- A. ITS LOCATION IS TRANSLATED TO A 4-BIT BINARY NUMBER WHICH IS PLACED INTO Py.
- B. BITS(15-8) OF Py ARE SET TO ZERO.
- C. THE CF IS SET TO 1.
- D. THE ZERO IN Px IS SET TO 1.

3. IF A ZERO IS NOT FOUND.

- A. THE CF IS SET TO 0.
- F. Py IS UNCHANGED.

NOTE: Px SHOULD NOT EQUAL Py

APPROXIMATE EXECUTION TIME 1.95 MICROSECONDS IF A ZERO IS FOUND AND 1.20 MICROSECONDS IF A ZERO IS NOT FOUND

# SINGLE BIT OPERATIONS

SCF

SET THE CONDITION-FLOP

PR	PL	BA	OP CODE 20								0	0						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. SET THE CONDITION-FLOP.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SOP

SET OP CODE FIL BIT

PH	PL	BA	OR CODE 0D								0								1																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. SET OP CODE FIL BIT.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SBN Px,B

SET BIT B IN Px

PH	PT	BA	OP CODE 2C								-	Px				R			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET BIT B IN Px.

2. ALL OTHER BITS OF Px ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SRB Rx,Ry

SET BIT IN Px DETERMINED BY THE LOW 4 BITS OF Py

PH	PL	BA	OP CODE 2D								Rx		Ry				
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. THE BIT POSITION B IS DETERMINED BY THE LOW 4 BITS OF Py.

2. SET BIT B IN Px.

3. ALL OTHER BITS OF Px ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SPS M(PA),B

SET BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO PA

PH	PL	BA	CP CODES 62/63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
----	----	----	----------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

1. THIS INSTRUCTION OPERATES ON WORD MY AT LOCATION DETERMINED BY ADDING N TO PA.

2. SET BIT B IN WORD MY.

3. ALL OTHER BITS OF MY ARE UNCHANGED.

NOTE: BIT B IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR PA=18.  
SEE NOTE CONCERNING PA ON PAGE 82.

APPROXIMATE EXECUTION TIME 4.15 MICROSECONDS

7CP

7FPG THE CONDITION-FLOP

PH	PL	RA	OP CODE 09																0				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. 7FPO THE CONDITION-FLOP.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

7PN Px,R

ZERO BIT B IN Px

PH	PL	BA	OP CODE 28																Rx				B			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. 7FPO BIT B IN Px.

2. ALL OTHER BITS OF Px ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

7BP Rx,Py

ZERO BIT IN Px DETERMINED BY THE LOW 8 BITS OF Ry

PH	PL	BA	OP CODE 25																Rx				Py			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. THE BIT POSITION B IS DETERMINED BY THE LOW 8 BITS OF Ry.

2. ZERO BIT R IN Px.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

7BS N(PA),P

ZERO BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA

PH	PL	BA	CP CODES 64/65																B				N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. THIS INSTRUCTION OPERATES ON WORD WY AT LOCATION DETERMINED BY ADDING N TO RA.

2. ZERO BIT B IN WORD WY.

3. ALL OTHER BITS OF WY ARE UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 4.35 MICROSECONDS

7OP

ZERO OP CODE FIL BIT

PH	PL	BA	OP CODE 0D																0				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. ZERO OP CODE FIL BIT.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

ICF  $\Phi_{R,N}$ IFSPT CF IN BIT N OF  $P_x$ 

PH	PL	PA	OP CODE 30								Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. IF THE CF IS EQUAL TO:

A. ZERO, ZERO BIT N OF  $P_x$ .B. ONE, SET BIT N OF  $P_x$ .2. ALL OTHER BITS OF  $P_x$  ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TPPL  $R_x$ 

TEST GENERAL REGISTER PARITY LOW

PH	PL	BA	OP CODE 5E								0	$P_x$							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET THE CF EQUAL TO PL OF  $R_x$ . PL IS THE PARITY BIT FOR DATA BITS (7-0).

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TPPH  $\Phi_x$ 

TEST GENERAL REGISTER PARITY HIGH

PH	PL	BA	OP CODE 5E								1	$R_x$							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET THE CF EQUAL TO PH OF  $R_x$ . PH IS THE PARITY BIT FOR DATA BITS (15-8).

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TSRPL  $\Phi_n$ 

TEST SPECIAL REGISTER PARITY LOW

PH	PL	BA	OP CODE 5F								0	$R_n$							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET THE CF EQUAL TO PL OF  $R_n$ . PL IS THE PARITY BIT FOR DATA BITS (7-0).

NOTE: IT IS NOT NECESSARY TO SUPPRESS THE GATING BUS PARITY CHECK WHEN USING THIS INSTRUCTION ON A SPECIAL REGISTER THAT MAY NOT HAVE CORRECT PARITY.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TSRPH  $R_n$ 

TEST SPECIAL REGISTER PARITY HIGH

PH	PL	BA	OP CODE 5F								1	$R_n$							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET THE CF EQUAL TO PH OF  $R_n$ . PH IS THE PARITY BIT FOR DATA BITS (15-8).

NOTE: IT IS NOT NECESSARY TO SUPPRESS THE GATING BUS PARITY CHECK WHEN USING THIS INSTRUCTION ON A SPECIAL REGISTER THAT MAY NOT HAVE CORRECT PARITY.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TRM Px,R

TEST BIT B IN Px

PH	PL	BA	OP CODE 28								Rx	B							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET THE CF EQUAL TO BIT B OF Px.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TRM Px,Ry

TEST BIT IN Px DETERMINED BY LOW 4 BITS OF Ry

PH	PL	RA	OP CODE 29								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THE BIT POSITION B IS DETERMINED BY THE LOW 4 BITS OF Ry.
2. SET THE CF EQUAL TO BIT B OF Ry.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TRM N(WA),B

TEST BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA

PH	PL	RA	CP CODES 52/53								B	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THIS INSTRUCTION OPERATES ON WORD WY AT LOCATION DETERMINED BY ADDING N TO RA.
2. SET THE CF EQUAL TO BIT B IN WORD WY.

NOTE: BIT B IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 3.30 MICROSECONDS

TCC1

TEST CENTRAL CONTROL 1

PH	PL	BA	OP CODE 5F								1	F							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. SET THE CF EQUAL TO:  
A. ZERO, IF THIS INSTRUCTION IS EXECUTED IN CC 0.  
B. ONE, IF THIS INSTRUCTION IS EXECUTED IN CC 1.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS



# INPUT/OUTPUT OPERATIONS

SIO

SEND I/O MESSAGE OVER CHANNEL AND SUBCHANNEL DEFINED IN R9

PR	PL	BA	OP CODE 27																0				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. IDLE THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9.
2. LOAD THE I/O STATUS REGISTER WITH THE SUBCHANNEL SELECT FIELD DEFINED IN BITS(9-4) OF REGISTER 9 AND JAM THE TRANSMIT NCPMAL CONTROL STATE.
3. LOAD THE I/O DATA REGISTER FROM REGISTER 10.
4. LOAD REGISTER 11 FROM THE I/O DATA REGISTER AND PERFORM A MATCH TEST.
5. INITIATE MESSAGE TRANSMISSION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SMIO

SEND MAINTENANCE I/O MESSAGE OVER CHANNEL AND SUBCHANNEL DEFINED IN R9

PH	PL	BA	OP CODE 27																2				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. IDLE THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9.
2. LOAD THE I/O STATUS REGISTER WITH THE SUBCHANNEL SELECT FIELD DEFINED IN BITS(9-4) OF REGISTER 9 AND JAM THE TRANSMIT MAINTENANCE CONTROL STATE.
3. LOAD THE I/O DATA REGISTER FROM REGISTER 10.
4. LOAD REGISTER 11 FROM THE I/O DATA REGISTER AND PERFORM A MATCH TEST.
5. INITIATE MESSAGE TRANSMISSION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TIO

TEST FOR I/O MESSAGE IN CHANNEL DEFINED IN R9

PR	PL	BA	OP CODE 27																4				0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. IF A MESSAGE IS PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 1.
  - B. REGISTER 11 IS LOADED WITH THE MESSAGE AND CHECKED FOR PARITY.
  - C. THE MAIN CHANNEL IS PUT IN THE IDLE STATE.
2. IF A MESSAGE IS NOT PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 0.
  - B. REGISTER 11 IS UNCHANGED.
3. REGISTER 10 IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TMIO

TEST FOR MAINTENANCE I/O MESSAGE IN CHANNEL DEFINED IN R9

PH	PL	PA	OR CODE 27																5	1	0
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

1. IF A MAINTENANCE MESSAGE IS PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 1.
  - B. REGISTER 11 IS LOADED WITH THE MESSAGE AND CHECKED FOR RAPITY.
  - C. THE MAIN CHANNEL IS PUT IN THE IDLE STATE.
2. IF A MAINTENANCE MESSAGE IS NOT PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 0.
  - B. REGISTER 11 IS UNCHANGED.
3. REGISTER 10 IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TCH

TEST THE MAIN I/O CHANNEL DEFINED IN R9 FOR THE IDLE STATE

PH	PL	PA	OP CODE 27																6	1	0
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

1. IF THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9 IS:
  - A. IDLE, SET THE CF TO 1.
  - B. NOT IDLE, SET THE CF TO 0.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TMIO

IDLE THE MAIN I/O CHANNEL DEFINED IN R9

PH	PL	BA	OR CODE 27																7	1	0
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

1. IDLE THE MAIN I/O CHANNEL DEFINED IN BITS (15-10) OF REGISTER 9.

NOTE: BITS (9-8) OF REGISTER 9 MUST CONTAIN A 3-OUT-OF-6 CODE TO PREVENT AN I/O ERROR.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

# MAINTENANCE AND SPECIAL PURPOSE OPERATIONS

CONL N(PA)

COMPLEMENT WRITE THE ON-LINE STOPE AT LOCATION PA INDEXED BY N

PH	PL	BA	OP CODE 7A																O/I	N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO PA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE ON-LINE STOPE WITHOUT STOPE ERROR CORRECTION OR PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE ON-LINE STOPE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLAG FLOP.

7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.90 MICROSECONDS.

CONLX Px(PA)

COMPLEMENT WRITE THE ON-LINE STOPE AT LOCATION PA INDEXED BY Px

PH	PT	BA	OP CODE 7A								2/3				Px			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Px TO PA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE ON-LINE STOPE WITHOUT STOPE ERROR CORRECTION OR PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE ON-LINE STOPE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLAG FLOP.

7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.75 MICROSECONDS.

(OFL N)PA)

COMPLEMENT WRITE THE OFF-LINE STORE AT LOCATION PA INDEXED BY 4

PH	PL	BA	OP CODE 7B								O/I								N
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE OFF-LINE STORE WITHOUT STORE ERROR CORRECTION OF PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE OFF-LINE STORE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLIP FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING.  
IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE 82.

APPROXIMATE EXECUTION TIME 10.20 MICROSECONDS.

COFLX R<sub>x</sub>(PA)

COMPLEMENT WRITE THE OFF-LINE STORE AT LOCATION PA INDEXED BY 2x

PH	PL	BA	OP CODE 7B								2/3								Px
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Px TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE OFF-LINE STORE WITHOUT STORE ERROR CORRECTION OF PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE OFF-LINE STORE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLIP FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING.  
IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE 82.

APPROXIMATE EXECUTION TIME 10.05 MICROSECONDS.

MSTP N(PA)

MAINTENANCE STOPE FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY N

PH	PL	PA	OP CODE 01																0/1	N										
PH	PL	BECC	CW0	SDSP	EDSR0	ISO1	IS00	UPD1	UPD0	IDL1	IDL0	PW1	PW0	MM21	MM20	MM11	MM10													
1	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO PA.
  2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
  3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION. THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
  4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
  5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
  6. ZERO THE CONDITION-FLOP.
  7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, PFGISTP 0 IS SET TO ALL ONES.
  8. CAUTION: THE STOPE OPERATION DEFINED BY THE MAIN MEMORY STATUS CONSTANT IN WORD 2 MAY ALLOW THIS INSTRUCTION TO GATE STOPE DATA WITH BAD PARITY ONTO THE PROCESSOR GATING BUS. IF HARDWARE CHECKS ARE NOT INHIBITED THIS WILL CAUSE A PROCESSOR SWITCH.
- NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
PEFFP TO JACC COMMON SYSTEM PROGRAMMERS GUIDE X-74292.
- NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.
- APPROXIMATE EXECUTION TIME 7.20 MICROSECONDS

MSTP Px(PA)

MAINTENANCE STOPE FUNCTION USING REGISTER 0 AT LOCATION PA INDEXED BY Px

PH	PL	PA	OP CODE 01										2/3		Px					
PH	PL	BECC	CW0	SDSP	EDSR0	ISO1	IS00	UPD1	UPD0	IDL1	IDL0	PW1	PW0	MM21	MM20	MM11	MM10			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Px TO PA.
  2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
  3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION. THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
  4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
  5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
  6. ZERO THE CONDITION-FLOP.
  7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, PFGISTP 0 IS SET TO ALL ONES.
  8. CAUTION: THE STOPE OPERATION DEFINED BY THE MAIN MEMORY STATUS CONSTANT IN WORD 2 MAY ALLOW THIS INSTRUCTION TO GATE STOPE DATA WITH BAD PARITY ONTO THE PROCESSOR GATING BUS. IF HARDWARE CHECKS ARE NOT INHIBITED THIS WILL CAUSE A PROCESSOR SWITCH.
- NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
PEFFP TO JACC COMMON SYSTEM PROGRAMMERS GUIDE X-74292.
- NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.
- APPROXIMATE EXECUTION TIME 7.05 MICROSECONDS

MI

## MICRO INTERPRET

PH	PL	BA	OP CODE 37																SPACE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PH	PL		X-FIELD																Y-FIELD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							

1. SET INTERPRET MODE.

2. GATE X-FIELD TO THE MIR TO FIELD AND Y-FIELD TO THE MIR FROM FIELD.

3. PERFORM THE INDICATED MICRO OPERATION.

4. REPEAT FOR THE NEXT STORAGE WORD UNTIL MICRO OPERATION WHICH TURNS OFF INTERPRET MODE IS GIVEN.

5. INTERRUPTS ARE NOT PROCESSED WHEN THE CC IS IN INTERPRET MODE.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
 REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS PER MAIN MEMORY ACCESS

MIS

## SINGLE CYCLE MICRO INTERPRET

PH	PI	BA	OP CODE 16																SPACE							
PH	PL		X-FIELD																Y-FIELD							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. SET INTERPRET MODE.

2. GATE X-FIELD TO THE MIR TO FIELD AND Y-FIELD TO THE MIR FROM FIELD.

3. PERFORM THE INDICATED MICRO OPERATION.

4. CLEAR INTERPRET MODE AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

5. INTERRUPTS ARE NOT PROCESSED WHEN THE CC IS IN INTERPRET MODE.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
 REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

NOP

## NO OPERATION

PH	PT	PA	OP CODE 0C																0	0
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

HALT

## HALT THE CENTRAL CONTROL

PH	PL	BA	OP CODE 5D <sub>0</sub>																							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									

1. THIS INSTRUCTION CAUSES THE CC TO LOOP UNTIL IT IS INITIALIZED OR INTERRUPTED.  
 IF THE CC IS INTERRUPTED THE INTERRUPT WILL RETURN TO THE HALT INSTRUCTION.

\*\*\*\*\*  
 \* CAUTION: NO CHECK IS MADE TO DETERMINE THE ONLINE/OFFLINE STATUS \*  
 \* OF THE PROCESSOR PRIOR TO EXECUTION OF THIS INSTRUCTION \*  
 \*\*\*\*\*